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Abstract 
 
Motivation of this work is to provide feasible, scalable, and designable multi-valued logic (MVL) 
device platform for physical synthesis of MVL circuits. Especially, ternary device and its general logic 
functions are focused, owing to most efficiently reduced circuit complexity per radix (R) increase. By 
designing the OFF-state constant current, not only the standby power (PS) issue of additional 
intermediate state is overcome, but also continuous supply voltage (VDD) scaling and dynamic power 
(PD) scaling are possible owing to single-step I-V characteristics.  
By applying a novel ternary device concept to CMOS technology with OFF-state current mechanism 
of band-to-band tunneling (BTBT) currents (IBTBT) and subthreshold diffusion current (Isub), the logic 
changes from binary to ternary are confirmed using mixed-mode device simulation. I experimentally 
demonstrate ternary CMOS (T-CMOS) and verified its low-power standard ternary inverter (STI) 
operation by designing channel profiles in conventional binary CMOS. The realized complementary 
ternary n/pMOS (T-n/pMOS) have fully gate bias (VG)-independent and symmetrical IBTBT of ~10 
pA/mm based on proven ion-implantation process, which produces stable and designable intermediate 
state (VOM) at exactly VDD/2.  
To present T-CMOS design frameworks in terms of static noise margin (SNM) enhancement and 
ultra-low power operation, I develop the compact model of T-CMOS and verify the physical model 
parameters with experimental data. Through the feasible design of Isub with abrupt channel profile based 
on low thermal budget process, STI has a SNM of 283 mV (80 % of ideal SNM) at VDD= 1V operation 
and intermediate state stability of ΔVOM < ± 0.1V, even considering the random-dopant fluctuation (RDF) 
of 32 nm and 22 nm technology. Continuous VDD scaling below 0.5V (SNM= 40% at VDD = 0.3V) 
enables STI operation with ultra-low PD and PS based on exponentially reduced IBTBT currents.  
As MVL and memory (MVM) applications, minimum(MIN)/maximum(MAX) gates, analog-to-
digital converter (ADC) circuit, and 5-state latch are studied with T-CMOS compact model. Especially 
ADC circuits revolutionary decreases number of device and circuit interconnection with 9.6% area of 
binary system. 
 
Keywords—Multi-valued logic (MVL), standby power, dynamic power, band-to-band tunneling 
(BTBT), subthreshold diffusion, ternary CMOS (T-CMOS), standard ternary inverter (STI), 
intermediate state, Static noise margin (SNM), random-dopant fluctuation. (RDF), minimum(MIN) gate, 
maximum(MAX) gate, analog-to-digital converter (ADC), multi-valued memory (MVM). 
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Chapter 1. Introduction 
1.1 Challenges of CMOS Technology 
Digital computing systems based on binary logic function have been progressed by achieving higher 
bit density and better performance through the continuous scaling of complementary metal-oxide-
semiconductor (CMOS) devices. During the miniaturization of sub-30 nm CMOS technology regime, 
however, the increase of bit density has been constrained by the power density limits, especially stand-
by power (PS) consumption owing to OFF-leakage current in planar structure [1]. While this PS scaling 
issue has been mitigated by employing nonplanar tri-gate fin structures from 22-nm and 14-nm 
technology node [2],[3], operation voltage (VDD) scaling for dynamic power consumption (PD ~ VDD2) 
has been saturated around 1 V owing to the non-scaling factor of threshold voltage (VT= 0.3´VDD) in 
CMOS device. It should be noted that the integration density is not determined by a minimum device 
size (Lmin~ 1.5 nm) but by a power density limit (< 100 W/cm2) from a theoretical study [4] and the 
international technology roadmap for semiconductors (ITRS) [5].  
As the alternatives for ultimate low power circuit and device, the subthreshold logic and tunneling 
field-effect transistors (TFETs) have been intensively studied. However, the subthreshold logic has been 
struggling with the static-energy limitation on planar CMOS owing to short channel effects (SCEs) [6], 
and the logic switching and noise margin (NM) degradation by the process variation on multi-gate FETs 
[7]. In the TFETs, many technical challenges such as low interface trap density on gate stacks, abrupt 
source doping profiles, and suppression of OFF-state ambipolar current should be solved [8]. With a 
fundamental viewpoint of information density, binary logic device have to increase circuit and system 
complexity for Big Data information processing, internet of things/everything (IoT/IoE), and 
neuromorphic chip by consuming huge energy, thereby cannot overcome power scaling limit 
 
 
Figure 1.1. Necessity of new semiconductor device technology 
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fundamentally. The replacement of bipolar technology used in semiconductors in the 1970s with CMOS 
technology in the 1980s was also a matter of power consumption, therefore, new device technology is 
required to solve the current energy consumption problem as shown in Fig. 1.1. 
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1.2 Multi-Valued Logic 
For the breakthrough of power-density limit of conventional binary system, multi-valued logic (MVL) 
has been considered as one of the promising architectures [9]. The MVL system can dramatically reduce 
energy for high-density data processing through the improvement of information density and reduction 
of system complex with same effect as road-lane expansion (Fig. 1.2). Theoretically, the MVL with R-
logical bit (radix) has following advantages: 
· To represent n-bit binary process, it only takes n × logR2 bit on R-logical process. 
· The circuit complexity and number of interconnection are proportional to logR2. 
· The PD is reduced by 1/(R-1)2 times from PD= switching activity (a) × frequency (f) × load 
capacitance (CL) × operation voltage (VDD/(R-1))2. 
· The propagation delay is decreased by 1/(R-1) times compared with binary logic under same 
operating current/voltage. 
The first introduction of MVL is “unknown” (or possible) state by Jan Lukasiesicz in 1920 [10], since 
then the mathematical approaches of MVL were extended into two concepts of finite (ternary, 
quaternary, etc.) [11] and infinite number of logic levels (e.g. fuzzy logic) [12]. However, in spite of the 
introduction of MVL concept, the key issue that MVL technology has not been realized over the past 
100 years is the lack of feasible and designable device platform for circuit design. Thus, the early stage 
of finite MVL researches have focused on the software-oriented system computing fields with a basis 
of the mathematical theory due to the lack of hardware technology. Therefore, for the realization of 
MVL system, feasible, designable and low power device platform should be construct. 
 
Figure 1.2. Reduced circuit complexity of MVL system 
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1.3 Previous Research Works of Ternary Devices/Circuits 
Ternary system has been attracting much attention owing to most efficiently reduced circuit 
complexity per radix (R= 3) increase, which only takes log3(2n)= n × 63.1% bit to represent n-bit binary 
number. In particular, as a basic building block of the general three-valued logic function, intensive 
researches have been performed to realize standard ternary inverter (STI). Figure 1.3 shows the voltage 
transfer curve (VTC: VOUT-VIN) of STI with truth-table and symbol marked “T” to distinguish it from 
binary inverter.   
In the 1990s, MVL circuits have been developed based on current-mode transistor operation, which 
has disadvantages of PS dissipation and the output impedance variation [13]. To overcome these 
limitations, the voltage-mode MVL have been a mainstream research in recent years [14]. The following 
subsections introduce previous works from other research groups focusing on voltage mode STI. 
1.3.1 Ternary Circuits Based on Binary Devices with Multi-VDD 
An intuitive approach to binary device-based ternary circuit design is to introduce additional voltage 
sources and access elements into existing binary circuits. In [15], additional voltage source ‘C’ and 
access element ‘R’ (R, ION/VDD < R < IOFF/VDD) are utilized, however, it resulted in deteriorating both 
delay and power in the additional state (Fig. 1.4(a)). To address this issue, the research [16] proposed 
multi-VT-based depletion/enhancement mode CMOS (DECMOS) circuits (Fig. 1.4(b)). 
Figure 1.5(a)-(c) illustrates the IOUT-VOUT characteristics of DECMOS STI for low, intermediate, and 
high states transfer. At here, the intersections of IOUT-VOUT curves become logical states as with binary 
 
 
 
Figure 1.3. VTC, truth table, and symbol of STI  
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inverter. When the input voltage is high (VIN = 1 V), transistor T1 is turned ON while T2 and T4 are 
turned OFF, which result in high output voltage (VOUT= -1 V, logic 0). In the same manner, when the 
input voltage is high (VIN= -1 V), T2 is turned ON while T1 and T3 is turned OFF, which results in low 
output voltage (VOUT= 1 V, logic 2). If the input voltage is intermediate (VIN= 0 V), both T2 and T4 are 
turned ON while both T1 and T3 are turned OFF; output voltage is also intermediate (VOUT= 0 V, logic 
1). Since the access transistor connected to the transfer voltage source operates in the ON state, it is 
comparable to the binary inverter in terms of speed, and the other transistors maintain the OFF-state, 
thereby suppressing the static current. However, to take this advantage, multi-VT devices should be 
designed with ION/IOFF > 105 to express ON/OFF state sufficiently. It requires high VDD (= 2 V in [17]) 
compared to single-VT-based binary CMOS circuit/system. When VDD scaling is considered to solve PD 
increase due to high VDD, an increase in OFF current is inevitable and PS increases. Figure 1.5(d) shows 
the VDD scaling limit based on the transfer log(IOUT)-VIN characteristics of the DECMOS STI. At here, 
VDD ≥ 4×SSW×log(ION/IOFF) = 1.2V (± 0.6V) can be expected by applying conditions of ideal CMOS 
subthreshold swing (SSW) = 60mV/dec and ION/IOFF= 105. In addition, logic circuit design based on 
DECMOS requires five transistors in the positive / negative ternary inverter (PTI / NTI) circuit and 
eight transistors in the not minimum (NMIN) / not maximum (NMAX) circuit. The area of the unit gate 
and the circuit complexity increase. 
 
(a)                               (b) 
Figure 1.4. STI circuits based on binary CMOS with Multi-VDD: (a) Ref. [15] and (b) Ref. [16]. 
(a)                  (b)                (c)                         (d) 
Figure 1.5. IOUT-VOUT characteristics for (a) low, (b) intermediate, and (c) high-state transfer and (d) transfer IOUT-VIN
characteristics of DECMOS and its VDD scaling limits. 
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1.3.2 Ternary Circuits Based on Binary Devices with Multi-VT 
Another approach to ternary logic circuit design using binary devices is to implement an intermediate 
state through voltage dividing with single-VDD. The VIN-independent constant current (ICON) are required 
to obtain constant intermediate state in a specific input interval. The researches of forming an ICON have 
been developed from serially connected resistor [17]-[19] to saturation-mode transistors [20]-[21].  
Figure 1.6(a) shows STI circuit based on multi-VT carbon nanotube (CNT) field-effect transistor (FET) 
with single VDD. As an alternative to solve the area size problem of the multi-VT CMOS-based ternary 
circuits, CNTFETs are widely used in MVL circuit/system design since they can dramatically reduce 
device size, and high VT margin compared to the CMOS is also advantageous for the multi- VT design. 
For the STI design, CNT diameter (D)= 1.487 nm for VT= ± 0.289 V (T1/T5), D=1.018 nm for VT= ± 
0.428 V (T2/T4), and D= 0.783 nm for VT= 0.559 V (T3/T6) are used. When the input voltage is high 
(VIN = 0.9 V), transistor T3 is turned on while T5 and T6 are turned OFF, which result in high output 
voltage (VOUT= 0 V, logic 0) (Fig. 1.6(b)). In the same manner, when the input voltage is low (VIN= 0 
V), T6 is turned ON while T1 and T3 is turned OFF, which results in low output voltage (VOUT= 0.9 V, 
logic 2). If the input voltage is intermediate (VIN= 0.45 V), both T1 and T5 are turned ON while T3 and 
T6 are turn OFF, thus voltage dividing between saturation mode T2 and T4 makes intermediate (VOUT= 
0.45 V, logic 1).  
However, when the saturation current of the ON-state CNTFET is used as the ICON, a high PS is 
consumed at intermediate state rather than the high and low states. In addition, the CNT diameter must 
be controlled to 0.5 nm (5 Å) to secure the VT margin required for VDD = 0.9 V operation, which is 
difficult to implement and large-scale integration. Moreover, there is a fundamental limitation of VDD 
(> 0.6 V, with SSW= 60mV/dec and ION/IOFF= 105) scaling due to multi-VT (Fig. 1.6(c)). 
 
(a)                           (b)                                (c) 
Figure 1.6. (a) CNTFET-based STI circuit [21] and (b) its IOUT-VOUT and (c) IOUT-VIN characteristics. 
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1.3.3 Ternary Device with Multi-VT 
To reduce the system complexity of multi-VT-based ternary circuit, the researches about multi-VT 
characteristics in single device have been reported. Recently, Intel has proposed a two-step I-V 
characteristic based on quantum dot (QDG) FET structure [22]-[24]. The ICON is generated by coulomb 
blockade and resonant tunneling in the 2 layers of quantum dot (QD) of gate insulator region. Figure 
1.7(a) shows the STI circuit configuration base on complementary n/p-type QDGFETs. Ideal QDGFET-
based STI has identical I-V and voltage transfer characteristics with six CNTFET-based STI (Fig. 1.7(b)-
(c)), however interference problem by QD scattering makes it difficult to realize VG-independent ICON 
and stable intermediate state (Fig. 1.7(d)-(e)) [24]. In addition, scaling of gate oxide thickness is not 
possible due to QD of a few nano-meter, and the PS problems due to the ICON in the ON state QDGFET 
and a PD problems due to VDD (> 0.6 V) scaling limit still remain. 
 
 
 
(a)                           (b)                                  (c) 
                         (c)                                                  (d) 
Figure 1.7. (a) CNTFET-based STI circuit and its ideal (b) IOUT-VOUT and (c) IOUT-VIN and fabricated (d) IOUT-VOUT
characteristics and (e) VTC [24]. 
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In [25], the multi-switching characteristics of the negative differential resistance (NDR) device used 
for STI circuits (Fig. 1.8(a)). The low and high states are formed at one crossing point by the first 
positive differential resistance (PDR) and OFF-state transistor, and by the second PDR and ON-state 
transistor, respectively (Fig. 1.8(b)). Whereas, three crossing points by NDR and ON-state transistor 
produce positive gain at intermediate state (Fig. 1.8(c)). The NDR device requires high VDD > Eg/q (= 
2V, Eg is energy-band gap) for second NDR, and it is difficult to form a stable intermediate state and 
ternary circuit design due to non-monotonic ID-VD characteristics 
 
Since the multi-VT devices/circuits require VDD increase, there is a fundamental limitation in 
designing and implementing ultra-low power MVL system. 
 
 
 
 
(a)                                           (b) 
 
                            (c)                                             (d) 
Figure 1.8. (a) NDR-based STI circuit and its IOUT-VOUT characteristics for (b) low, (c) intermediate, and (d) high-state transfer 
characteristics and (e) VTC [25]. 
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1.4 Dissertation Outline 
Based on the analysis of MVL research trends and problems, I propose a novel ternary device concept 
capable of VDD scaling based on single-VT and OFF-state constant leading ultra-low PS and PD. In 
Chapter 2, novel ternary device platform will be suggested and confirmed the logic change from binary 
to ternary based on CMOS technology using device simulation. In Chapter 3, the proposed Ternary 
CMOS (T-CMOS) is experimentally demonstrated and suggested T-CMOS design framework for ultra-
low standby power (LSTP) operation. By developing the compact model of T-CMOS and verifying the 
physical model parameters with experimental data, compact T-CMOS STI operation is confirmed and 
discussed in terms of static noise margin (SNM) and OFF-leakage variation (OLV) from random-dopant 
fluctuation. In addition, advanced CMOS technology-based STI to improve SNM and VDD scaling for 
ultra-low power operation is investigated. In Chapter 4, T-CMOS based MVL and multi-valued memory 
(MVM) applications are introduced and future work present in Chapter 5. 
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Chapter 2. Ternary Device Platform 
In this chapter, novel ternary device and its compact STI are proposed. The newly introduced I-V 
characteristics of proposed ternary device make possible to low PS and PD STI operation. To realize this 
low power compact STI, I study design methodology for the novel I-V characteristics with the 
conventional CMOS technology. 
2.1 Novel Ternary Device Characteristics 
As mentioned in Chapter 1, the previous ternary researches have designed a constant current in the 
ON-state, resulting in very high PS at the intermediate state, and VDD and PD scaling were also 
impossible due to multi-VT operation. Thus, I propose a new ternary device concept capable of VDD 
scaling based on single-VT and constant current in the OFF-state leading to ultra-low PS and PD 
operation. 
2.1.1 Single Step I-V Characteristics 
Figure 2.1(a) illustrates novel I-V characteristics of proposed ternary device compared with 
conventional binary CMOS and other previous work. By designing the OFF-state constant current, 
not only the PS issue of intermediate state is overcome, but single-step I-V characteristics are 
sufficient for ternary logic unlike the previous multi-step researches, so that continuous VDD 
scaling and thus PD scaling are possible. The proposed ternary device operates as a low-power ternary 
device at low VDD and high-performance binary device at high VDD, whereas previous works operate as 
 
(a)                                           (b) 
Figure 2.1. (a) Proposed single step log(IOUT)-VIN characteristics with off-state constant current and (b) its low power STI 
operation with low VDD compared with previous ternary research works. 
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high-power ternary device at high VDD and low-performance binary device at low VDD (Fig. 2.1(b)). 
2.1.2 Simple Model of Ternary Device 
As shown in Fig. 2.2, the newly introduced transfer IOUT-VIN and IOUT-VOUT characteristics are 
distinguished from conventional CMOS in that there are two bias-independent current mechanisms of 
the VIN-independent (only VOUT-dependent) constant current (ICON) with IC at VOUT= VDD/2 and VIN-
dependent (VOUT-independent) exponential current (IEXP) with IMAX at VIN= VDD for pull-down or GND 
for pull-up (IE @VIN= VDD/2) where IE < IC < IMAX. It can be noted from Fig. 2.2 that the symmetric 
characteristics are applied in both complementary pull-up and pull-down elements for simplicity with 
the exponential VOUT-dependence of ICON. Therefore, novel complementary I-V characteristics for STI 
operation are expressed by following equations as [26]: 
 
( ) ( ) ( )INEXPOUTCONOUTINOUT VIVIV,VI +=     
( ) ( )[ ]2VVαexpIVI DDOUTCOUTCON -±=    
( ) ( )[ ]2VVβexpIVI DDINEINEXP -±=                       (2.1) 
 
where a and b are the exponent coefficient of each current mechanism and the signs of “+” and “-”in 
front of a and b are applied to pull-down and pull-up device, respectively. Here, IMAX= IEexp[b(VDD/2)] 
is same in both pull-down and pull-up. 
 
(a)                                  (b) 
Figure 2.2. (a) Novel log(IOUT)-VIN and log(IOUT)-VOUT characteristics of complementary ternary device compared with 
conventional binary device. 
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2.2 Standard Ternary Inverter (STI) 
Compact STI is proposed based on the conventional binary inverter with a single VDD by introducing 
novel I-V characteristics (Section 2.1.2) in each single pull-up and pull-down element. 
2.2.1 Operation Principle and Voltage Transfer Characteristics 
Figure 2.3 represents the calculation results of proposed compact STI VTC, which has three output 
states (VOH= VDD, VOM= VDD/2, VOL= GND) according to four input regions (VIH, VIMH, VIML, and VIL). 
At here, for example case, a’ (= a/ln(10))= 2 and b’ (= b/ln(10))= 10 are used in Eq. (2.1) with IMAX= 
10-5 A and IC= 10-8 A under VDD= 1 V.  
The operation principle of proposed STI can be explained with complementary IOUT-VOUT 
characteristics. Figure 2.4(a)-(c) show the tri-state voltage transfer procedure of low “0”, intermediate 
“1”, and high “2” output logic state, respectively, which are determined by the crossing points on 
complementary pull-up and pull-down IOUT-VOUT curves based on Eq. (1). For low “0” or high “2” 
transition, pull-down or pull-up device shows one dominant current of IEXP as IOUT ~ IEXP in VIN > 
VIL (Fig. 2.4(a)) or VIN < VIH (Fig. 2.4(c)), and thus, current path is created to GND (VOL) or VDD 
(VOH), respectively. During VOUT transition to VDD/2 around VIMH and VIML, both are comparable 
as IOUT= ICON + IEXP, which can lead to slow transition. Finally, the additional intermediate “1” state 
 
 
 
     
(a)                                             (b) 
Figure 2.3. Calculation results of the proposed STI VTC. For example case here, a'= 2 and b'= 10 are used in Eq. (1) with 
IMAX= 10-5 A and IC= 10-8 A under VDD= 1 V. 
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(VOM) is obtained by one crossing point at VOUT= VDD/2 in VIMH < VIN < VIML where IOUT of the pull-up 
and pull-down is dominated by only ICON (Fig. 2.4(b)). 
2.2.2 Analysis of Operation Conditions 
For STI operation, the conditions of four input voltages VIL < VDD, VIML > VDD/2, VIMH < VDD/2, and 
VIH > 0(= GND) should be valid. These four input voltages are determined by complementary 
combination of pull-down and pull-up current equation. 
For VIN= VIH, {ICON}pull-up= {IEXP}pull-down with VOUT= VDD as: 
 
2
V
β
α
I
Iln
β
1V DD
C
MAX
IH -÷÷ø
ö
ççè
æ=                         (2.2) 
 
  For VIN= VIMH, dVOUT/dVIN= -1 from the {ICON + IEXP}pull-up= {IEXP}pull-down with VOUT= VDD as: 
 
 ÷÷ø
ö
ççè
æ+÷÷ø
ö
ççè
æ=
2α
βln
β
1
I
Iln
β
1V
C
MAX
IMH                     (2.3) 
 
For VIN= VIMH, dVOUT/dVIN= -1 from the {IEXP}pull-up= {ICON + IEXP}pull-down with VOUT= VDD as: 
(a)                              (b)                               (c) 
Figure 2.4. Calculation results of the proposed IOUT-VOUT characteristics of pull-up and pull-down device for (a) high-state 
(marked “2”) transfer at low input voltage (VIN ≤ VIH), (b) “intermediate”-state (marked “1”) transfer at VIMH ≤ VIN ≤ VIML, and 
(c) low-state (marked “0”) transfer at high input voltage (VIN ≥ VIL).  
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For VIN= VIH, {IEXP}pull-up= {ICON}pull-down with VOUT= VDD as: 
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   The intermediate VIN range is defined as VIM= VIML-VIMH: 
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   The transition voltages are defined as VTR= VIMH-VIH= VIL-VIML: 
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   From the VIL < VDD, VIML > VDD/2, VIMH < VDD/2, and VIH > 0(= GND) for STI operation, 
criterion for a’ and b’ derived as: 
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<=               (2.8) 
 
 As shown in Fig. 2.5(a), under the ranges of a’ and b’given by Eq. (2.8), the lower VTR and the higher 
VIM, which are preferable for ideal STI VTC, can be obtained by the larger b’and smaller a’ but both 
have a certain saturated value owing to the term of log(b’/2a’)/b’ in Eq. (2.6) and (2.7). This nonlinear 
log(x)/x function in terms of b’ is derived only at VIMH and VIML near VDD/2 where either pull-up or pull-
down current has the nonlinear IOUT = ICON + IEXP with comparable ICON and IEXP. Even though the larger 
b’ as much as possible looks preferable only considering the smaller VTR, however, it is expected that 
there would be an optimum for b’ for a reasonable VIM considering the noise margins (Fig. 2.5(b)), 
which will be discussed in Section III.  
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(a)                                               (b) 
Figure 2.5. Calculation results of (a) VTR and VIM and (b) VTCs of STI with a wide range of a’ and b’ at VDD= 1V. At here 
log(IMAX/IC)/(VDD/2) set as 6.  
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2.3 Design Methodology of CMOS for STI Operation 
To realize this compact STI, I investigate the design methodology for the novel I-V characteristics 
with conventional CMOS technology. The VIN-independent ICON as an essential current mechanism for 
additional intermediate “1” state of STI can be implemented with a gate bias-independent junction band-
to-band tunneling (BTBT) current (IBTBT) in the nanoscale CMOS, which also provides a gate bias-
dependent IEXP by subthreshold current (Isub) for high “2” and low “0” state. 
Based on the basic structural information from LSTP 32 nm technology in ITRS [27], conventional 
MOSFET is calibrated by having the experimental on/OFF-current range of 32 nm HK/MG CMOS 
characteristics [28] with equivalent oxide thickness (EOT) of 1 nm, highly (HDD) and lightly doped 
drain (LDD) doping concentration of NHDD= 1´1020 cm-3 and NLDD= 2.5´1019 cm-3, respectively. Figure 
2.6 and Table 1 summarize the calibration process of 32nm HK/MG CMOS. On this channel doping of 
2´1018 cm-3 for conventional CMOS, dominant IOFF (@VGS= 0V) is the Isub based on the normal drift-
diffusion transport. Device simulation was performed by Synopsys SentaurusTM with nonlocal BTBT 
model including band-gap narrowing [29].  
 
 
 
(a) 
 
(b)                                        (c) 
Figure 2.6. (a) Structure of planar 32 nm HK/MG CMOS and (b) nMOS and (c) pMOS calibration results with experimental
HK/MG data [28]. 
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Table 2.1. Low standby power 32 nm technology calibration 
LSTP 32 nm 
technology 
This work ITRS [27] Ref. [28] 
nMOS pMOS nMOS nMOS pMOS 
LG [nm] 32 32 30 
EOT [nm] 1 1 Unknown 
Nch [cm-3] 2´1018 3.7´1018 Unknown 
VDD [V] 1 1.05 1 
IOFF [pA/mm] 50 50 50 50 50 
ION [mA/mm] 590 320 559 530~670 300~370 
2.3.1 OFF-State Band-to-Band Tunneling Mechanism 
Figure 2.7 shows the two-dimensional (2D) cross-section view of 32 nm high-k/metal-gate (HK/MG) 
planar nMOS with simulated BTBT generation rates for the calibrated conventionally-low and 
intentionally-high channel doping concentration (Nch) of 2´1018 cm-3 and 2´1019 cm-3, respectively. 
Only by increasing Nch on the default Kane’s BTBT model parameters, the maximum BTBT 
location has been shifted from a gate-overlapped LDD region (left inset) to a HDD-to-body 
junction (right inset), which results in the dominant OFF-state current mechanism of VG-
independent IBTBT.  
Figure 2.8 demonstrates that the calibrated ID-VG curves for 32 nm CMOS devices [27]-[28] become 
the newly-introduced ID-VG curves for STI (cf. Fig. 2.2) according to Nch increase on symmetrically 
designed n/pMOS. Typical Nch for STI is determined as 2´1019 cm-3 since it allows IBTBT~ 50 pA/mm for 
 
 
 
Figure 2.7. Structure of planar 32nm CMOS with BTBT generation view at different Nch of 2×1018 cm-3 and 2×1019 cm-3. 
 18 
 
planar CMOS as the same OFF-current (IOFF @VG= 0 V) with the calibrated LSTP 32 nm CMOS. 
2.3.2 Logic Changes from Binary to Ternary with Channel Conditions 
As shown in Fig. 2.9, mixed-mode device simulation confirms that the logic gate of CMOS 
 
Figure 2.8. Simulated transfer ID–VG characteristics of symmetric planar n/pMOS. Only increasing Nch from 2×1018 cm-3 and 
2×1019 cm-3, novel ternary CMOS operation could be obtained. 
 
 
Figure 2.9. Mixed-mode device simulation results of inverter VTCs with various Nch. Logic gate of CMOS inverter changes 
from binary to ternary at high Nch. 
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inverter changes from binary to ternary only by increasing Nch and STI operation can be 
demonstrated based on OFF-state current mechanisms of IBTBT and Isub by using conventional 
planar nano-CMOS technology. Therefore, a CMOS design capable of ternary operation is called 
Ternary CMOS (T-CMOS) by differentiating it from conventional CMOS. It should be noted that 
other PTI and NTI functions can be implemented by using only highly doped ternary nMOS (T-nMOS) 
(e.g. Nch= 2´1019 cm-3) with conventional pMOS (e.g. Nch= 2´1018 cm-3) for PTI (Fig. 2.10(a)) and only 
highly doped ternary pMOS (T-pMOS) (e.g. Nch= 2´1019 cm-3) with conventional nMOS (e.g. Nch= 
2´1018cm-3) for NTI (Fig. 2.10(b)) in our compact CMOS inverter architecture, respectively. The core 
of the T-CMOS researches is the realization of fully VG-independent IBTBT, so it will be discussed in 
Chapter 3.  
  
 
 
 
 
 
 
(a)                               (b) 
 
(c)                               (d) 
Figure 2.10. (a) ID-VG characteristics of highly doped nMOS and conventional pMOS for PTI and (b) its voltage transfer 
curves. (c) ID-VG characteristics of highly doped pMOS and conventional nMOS for PTI and (d) its voltage transfer curves. 
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Chapter 3. Experimental Demonstration of Ternary CMOS (T-CMOS) 
In this chapter, the feasible and scalable T-CMOS with a single-VT is demonstrated for the first time 
and develop its compact model for fully CMOS-compatible physical synthesis of ternary circuit. Based 
on verified T-CMOS compact model, low power STI operation will be confirmed and discussed in terms 
of static noise margin (SNM) and OFF-leakage variation (OLV) from random-dopant fluctuation. In 
addition, performance enhancement of STI will be investigated base on various advanced CMOS 
structure including ternary FinFET (T-FinFET). Moreover, VDD scaling will be studied for ultra-low 
static and dynamic power applications. 
3.1 Experimental Design of T-CMOS 
  Figure 3.1 illustrates the three-dimensional (3D) bird’s eyes view and 2D cross sectional view of 
 
 
(b) 
Figure 3.1. T-CMOS structure in (a) 3D bird’s eye view with carrier injection mechanism and (b) 2D cross-sectional view 
with device symbol. 
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proposed T-CMOS. Especially, T-CMOS has the same structure and process with conventional CMOS 
except for heavily doped pn junction under the channel region. By placing a channel-to-drain junction 
away from the gate, completely VG-independent BTBT current can be obtained. Based on carrier 
injection mechanism, T-CMOS symbols are combined with CMOS and zener diode symbols. 
3.1.1. Device Fabrication 
Figure 3.2(a) presents a top-view micrograph image of the fabricated T-CMOS by fully CMOS-
compatible fabrication process (Fig. 3.2(b)) [30]. At here, four make layers are used for T-CMOS 
fabrication: the first active layer for source and drain doping (Fig. 3.3(a)), the second gate open layer 
 
(a)                                          (b)                 
Figure 3.2. (a)Top view micrograph image and (b) process flow of T-CMOS: only increased channel dose and energy in 
conventional gate-last CMOS process.  
 
(a)                                                (b) 
                   (c)                                                     (d) 
Figure 3.3. Four make layer used in T-CMOS: (a) active layer for source and drain doping, (b) gate open layer for a well-
grown gate oxide, (c) contact layer for via hole contact between metal and source/drain, (d) fourth metal layer for metal 
separation of gate, source, and drain. 
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for a well-grown gate oxide (Fig. 3.3(b)), the third contact layer for via hole contact between metal and 
source/drain (Fig. 3.3(c)), and the fourth metal layer for metal separation of gate, source, and drain (Fig. 
3.3(d)). Ternary n/pMOS (T-n/pMOS) devices were respectively fabricated on p/n-type Si (100) wafer 
with physical gate length (LG) of 1 mm, gate width (W) of 28 mm equivalent oxide thickness (EOT) of 
5 nm based on gate-last CMOS process, which are summarizes in Fig. 3.4. At first, to implement the 
fully VG-independent IBTBT, channel was implanted BF2 and As for T-n/pMOS with intentionally 
high dose over 1014 cm-2 and energy of 40~60 and 60~80 keV for Nch > 1x1019cm-3. Field oxide of 
2000 Å was deposited using plasma-enhanced chemical vapor deposition (PECVD) and then densified 
at 700C ºC for 30min. Through the first photolithography step with active layer mask, the LG and 
source/drain regions could be defined, and then the field oxide on source/drain regions was removed 
with dry etching process in CHF3/CF4 reactive ion plasma. Source and drain were deeply implanted 
with As and BF2 for T-n/pMOS with dose of 3x1015 cm-2 and energy of 80 and 100keV, respectively. 
Subsequently, the inter-layer dielectric (ILD) oxide of 2000 Å was deposited using PECVD and 
densified at 700C ºC for 30min, once more. Applying second photolithography step with gate open 
layer mask, passive oxide on gate-channel coupling region was removed with wet cleaning. After that, 
the gate oxide was grown for 30 min in two types: a high temperature of 950 ºC and a low temperature 
of 800 ºC to analyze the high and low thermal budgets. The third photolithography with contact layer 
mask and wet cleaning processes are performed for via hole contact between metal and source/drain. 
Finally, aluminum (including 1% Si) was deposited by dc sputtering and isolated for gate, drain, and 
source. 
Figure 3.4. T-CMOS fabrication process: only increased channel dose and energy in conventional gate-last CMOS process.  
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Figure 3.5 shows the measured ID-VG characteristics of fabricated T-nMOS (channel condition: 
BF2, 2´10-14 cm-2, 60keV), which has VG-independent (only VD-dependent) junction BTBT (drain-to-
body current, ID= IB) at OFF-state and VG-exponentially dependent (VOUT-independent) Isub (ID= IS) with 
high VT= 2 V. Fabricated T-nMOS satisfied STI operation condition of Eq. (2.8) with extracted a’ (= 
0.77) < log (IMAX/IC)/(VDD/2) (=1.61) < b’(= 4.89) at VDD= 2.4 V. 
3.1.2. Experimental Results and Discussion 
Figure 3.6 (a) shows the measured ID-VG characteristics of the fabricated T-CMOS compared with 
nMOS, which are designed based on the simulated channel doping profile of Fig. 3.6(b) reflecting the 
process. The two groups of [i]-[iii] and [iv]-[vi] have a dry oxidation process at 950 ºC and 800 ºC for 
30 min respectively, and both groups have the same subsequent thermal processes of rapid thermal 
annealing (RTA) at 1000 ºC for 10 sec and two-times field oxidations at 700 ºC for 30 min under 
different dose amounts. The [i] and [ii] represent the conventional nMOS characteristics with the OFF-
current of Isub and the gate-induced drain leakage (GIDL) respectively, since the peak channel doping 
concentrations (CP) less than 1x1019 cm-3 are predicted. On the other hand, the [iii]-[vi] with CP > 1´1019 
cm-3 indicate T-nMOS characteristics with OFF-current of fully VG-independent IBTBT and its levels are 
determined by CP. At here, the symmetric BTBT current density (JBTBT) of T-n/pMOS can be obtained 
by designing CP based on the proven ion implantation process owing to same tunneling mass of electron 
 
Figure 3.5. (a) Measured ID-VG and of the fabricated T-nMOS, which has VG-independent off-state current (ID= IB @ VGS < 
VT) and VG exponentially dependent IMAX (= IS). 
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and hole. The T-nMOS of [iii] and [iv] and T-pMOS were designed with JBTBT = 6´10-3A/cm2 at VD= 
0.5 V based on the same CP = 1.55´1019 cm-2, and IBTBT difference between [iii] and [iv] at the level of 
several pA/mm is proportional to the junction area (Area= W ´  0.8ΔRP, where ΔRP is standard deviation) 
as shown in Fig. 3.6(c). The small ΔRP for low IBTBT can be implemented through a low thermal budget, 
(a)                                                (b) 
 
                        (c)                                                 (d) 
Figure 3.6. (a) Measured ID-VG characteristics of fabricated T-n/pMOS and nMOS and (b) its simulated channel doping profiles 
reflecting the process. (c) Simulated IBTBT according to DRP and CP and (d) VT and SSW according to CS. 
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which also reduces the surface doping concentration (CS). This CS is a key design parameter controlling 
the Isub characteristic with VT and SSW, and all the experimental data of [i]-[vi] follows the tendency 
that low CS has low VT as shown in Fig. 3.6(d). In particular, the [iii] and [iv] are designed with same 
CP and different CS, and a significantly large VT difference was measured at 2.66 and 1.18 V compared 
to small IBTBT difference of 11.4 and 5.7 pA/mm. In addition, gate controllability can be improved by 
EOT scaling of 1 nm, which results in excellent T-CMOS characteristics with VT < 0.5 V and SSW ~ 
70 mV/dec. Therefore, by forming a low-high channel profile through low-thermal budget, the 
BTBT and subthreshold diffusion mechanisms can be independently controlled and IBTBT and Isub 
are improved respectively with design parameters such as CP, junction area, CS and EOT. 
Figure 3.7 and 3.8 analyze the retrograde (low-high) channel more specifically. At here, exponential 
coefficient of a’ and b’ for VIN-independent ICON and VIN-exponentially dependent IEXP of Eq. (2.1) apply 
identically to similar type of IBTBT and Isub. Based on various retrograde channel profiles of T-CMOS 
designed with CP, projection rage (RP) and, ΔRP (= 0.0606´RP) of Fig. 3.7, the key parameters a’ and b’ 
are investigated in Fig. 3.8. When the RP was designed far away the interface more than 0.2 mm with 
fixed ΔRP of 30 nm, the b’ are saturated at the maximum values of 2.3(kT)/qln(1+Cdm(Nsub)/Ci(EOT)) 
with constant Nsub (= CS) = 1´1017cm-3 thus, second variable EOT and CP only effect on β’ and α’ 
respectively (Fig. 3.8 (a) and (b)). As same way, when the ΔRp < 50 nm with fixed Rp of 0.3 μm, the α’ 
and β’can be independently controlled with EOT and CP as shown in Fig. 3.8(c) and (d). 
  Figure 3.9 shows the ID-VG characteristics of T-n/pMOS according to EOT scaling. Comparing 
measured ID-VG curves of T-nMOS with EOT= 5nm (dry oxidation at 800 ºC for 30 min) and 10 nm (at 
 
 
Figure 3.7. Retrograde (low-high) channel profile of T-CMOS with various CP, RP, and ΔRP. 
 26 
 
800 ºC for 90 min) under the same implant condition (dose= 1´1014cm-2, 60 keV), the b’ increased from 
3.1 to 5.15 and VT decreased from 1.85 V to 1.17 V in Fig. 9(a). In addition, simulated results of EOT= 
1 nm shows the b’ enhancement up to 13.64 (SSW= 74 mV/dec), which is possible to STI operation 
with VDD= 1 V. At here, the VT of simulated T-n/pMOS are adjusted with metal work-function for better 
                           (a)                                         (b) 
                            (c)                                        (d) 
Figure 3.8. The a’ and b’ as function of ΔRP with second variable of (a) EOT and (b) CP, and ΔRP with second variable of (c) 
EOT and (d) CP. 
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SSW comparison. In the same methodology, T-pMOS can be operated below 1 V with EOT scaling as 
shown in Fig. 3.9(b). 
3.1.3. T-CMOS design framework 
 Figure 3.10 represents T-CMOS design framework by plotting IMAX (Isub @VDD)-IC (IBTBT @VDD/2) 
curves with a single-VT according to Nch, which corresponds to the robust IOFF-ION curves of 
conventional binary CMOS design. At here, LG= 32 nm, W= 100 nm, and EOT= 1 nm are used for 
device simulation. In the Nch < 1´1019cm-3, conventional binary CMOS operation is observed and ION 
and IOFF determine high performance and low standby power operation, respectively. On the other hand, 
in the Nch > 1´1019cm-3, a novel T-CMOS operation is obtained, and IMAX determines the performance 
of high and low states and IC decides the performance of intermediate state and low standby power. It 
is possible to design LSTP T-CMOS chip since a key design metric of IC is exponentially decreased 
at relatively low Nch region. Moreover, by designing an abrupt channel profile with small ΔRP, 
ultra-LSTP and high performance of high and low states can be achieved at the same time owing 
to fully independent controlled IMAX and IC.   
 
 
(a)                                               (b) 
Figure 3.9. The ID-VD characteristics of (a) T-nMOS and (b) T-pMOS with EOT= 1 nm (simulated data), 5 nm, and 10 nm 
(experimental data). 
 
 28 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.10. T-CMOS design framework based on IMAX-IC comparing with IOFF-ION of binary CMOS 
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3.2 Compact Model of T-CMOS 
The measured T-CMOS characteristics in section 3.1 can be reproduced as a clear physical 
mechanism of BTBT and subthreshold diffusion. Starting with the well-known full analytical models 
of BTBT and subthreshold diffusion, new compact models of T-CMOS have been developed and 
verified with experimental data. 
3.2.1 Band-to-Band Tunneling Model 
The Kane’s BTBT model is applied to deal with high doping concentration over 1019cm-3 as follow: 
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where A is the area, q is the electrical charge, m∗ is the reduced effective electron mass, VR (= VD) is the 
reverse biased drain voltage, Eg is the bandgap energy, Ep is the peak ﬁeld as a function of VD, Neff= 
NchND/(Nch+ND) is effective doping concentration between Nch and drain (ND), ybi is the built-in potential, 
and εsi is the permittivity of Si. The Eq. (3.1)-(3.2) are assumed the abrupt junction with uniform doping 
as widely used in the TFET analysis [31]. 
In the present analytical modeling, the junction parameter (γ) is introduced in the form of γEp where 
0 < γ < 1 for electric ﬁeld relaxation in the simulated or realistic graded junction. In addition, a*(VDS) 
and IC*(VDS) are newly defined by: 
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Then, for the computational efficiency of the circuit simulation, the compact model for IBTBT can be 
developed as [32]: 
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with the constant IC and a as the compact model parameters. Complementary IBTBT and T-nMOS and T-
pMOS can be described with positive and negative a, respectively. Figure 3.11(a) shows the full 
analytical IBTBT* with a*(VDS) and IC* (Eq. (3.3)-(3.5)) and the compact IBTBT model with a constant a 
and IC (Eq. (3.6)). It should be noted that the constant a= a*(VDS= VDD) can produce the well-
matched curves at VDD/2 ≤ VDS ≤ VDD, which guarantee the compact model validity since the only 
|VDS| > VDD/2 range contribute on the voltage transfer in T-CMOS STI circuits. In the full analytical 
calculation, the physical device parameters are used as B= 2.2x10-13, C= 7.05x1010, g= 1 (abrupt 
junction), Neff= 1.67x1019cm-3 (Nch= 2x1019cm-3, and ND= 1x1020cm-3) and ybi= 1.13 V. 
 
(a)                                              (b) 
Figure 3.11. (a) The calculated IBTBT-VDS and (b) ID-VGS based on full analytical model (Eq. (3.3) and Eq. (3.7)) and compact 
model (Eq. (3.6) and Eq. (3.8)).  
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3.2.2 Subthreshold Diffusion Model 
The compact model for Isub can be developed by following conventional analytical subthreshold 
current model [33]: 
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where meff is the effective mobility, Cox is the oxide capacitance, W/L is the channel width/length, m is 
the body effect coefﬁcient, K is the Boltzmann’s constant, and VT is threshold voltage. For the analytical 
device modeling with physical parameters, Eq. (3.7) can have direct relation with IEXP in Eq. (2.1) as 
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Then, the IMAX can be represented as IMAX= meffCOX(m-1)/(kT/q)exp(b(VDD-|VT|)) and b (= q/mkT) 
corresponds to the SSW. As shown in Fig. 3.11 (b), the VDS-dependent term of {1-exp(-qVDS/kT)} can 
be ignored at VDS >> kT/q= 26 mV at room temperature and thus, the VDS-independent compact Isub 
model is valid. 
  By using the established compact model, the input voltages in VTC of STI circuits, VIL, VIML, VIMH, 
and VIL can be derived by complementary combination of T-nMOS and TpMOS current equation: {Isub 
+ IBTBT}T-pMOS = {IBTBT}T-nMOS for VIL and VIML, {IBTBT}T-pMOS = {Isub + IBTBT} T-nMOS for VIH and VIMH. For 
STI operation conditions of VIL > 0 (= GND), VIML > VDD/2, VIMH < VDD/2, and VIH < VDD, the basic 
criterion for a and b is same with Eq. (2.8) as: 
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3.2.3 Verification with Experimental Data 
The T-CMOS compact model parameter extraction has been performed as follows: Firstly, from the 
measured ID-VD curves that can be described only by IBTBT (Eq. (3.6)), a = 1.77 can be extracted and 
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verified by the calculated value of a* (VDS= VDD= 2.4 V) in full analytical model as shown in Fig. 
3.12(a). Then, β= 11.25 can be directly calculated from the measured SSW from ID-VG curves in Fig. 
3.12(b). In both, the full analytical model of ID (VG, VD) = Isub (VGS) + IBTBT (VDS) with a* and b based 
on Eq. (3.3) and (3.7) well reproduces the measured ID-VG and ID-VD curves from fabricated T-nMOS, 
since a* can describe the electric field dependence on whole VDS range. The deviation of the compact 
model with a constant a = 1.77 at VDS < VDD/2= 1.2 V can be negligible again since the actual operating 
region of T-CMOS is VDS > VDD/2 during STI operation. The successful STI operation can be expected 
in that the compact model parameters of T-nMOS satisfy the condition of a= 1.77 << β =11.25 (Eq. 
(3.8)). 
 
 
 
 
 
 
 
 
 
 
(a)                            (b) 
Figure 3.12. (a) The transfer ID-VG and (b) ID-VD characteristics of fabricated T-nMOS in comparison with full analytical model 
based on Eq. (3.3) and (3.7) and compact model based on Eq. (3.6) and (3.8). 
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3.3 T-CMOS STI 
In this section, fabricated T-CMOS-based STI characteristics will be discussed. By using verified T-
CMOS compact model in section 3.2, the VTCs of T-CMOS STI are demonstrated and its logic stability 
is investigated in terms of SNM. In addition, the effect of process-induced OLV on VTCs is studied. 
3.3.1 Voltage Transfer Characteristics 
Figure 3.13 shows the IOUT-VOUT characteristics at intermediate state transfer (VIMH < VIN < VIML) and 
VTCs according to VG-dependency of current. The VIN-independent IBTBT of T-n/pMOS can make only 
one crossing point on IOUT-VOUT characteristics as shown in Fig. 3.13(a), whereas movement of crossing 
points are observed in QDGFET with VIN-dependent intermediate current (Fig. 3.13(b)) [24]. In the case 
 
 
 
(a)                                        (b) 
 
                           (c)                                        (d) 
Figure 3.13. The IOUT-VOUT characteristics of (a) T-CMOS inverter, (b) QDGFET-based STI [24], and (c) BF/ReS2 NDR-
based STI [25] at intermediate state transfer. (d) The VTCs based on IOUT-VOUT characteristics of (a)-(c). 
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of BP/ReS2 NDR devices (Fig. 3.13(c)), three crossing points move different direction, which results in 
fluctuation of intermediate state [25]. As shown in Fig. 3.13(d), compared with stable intermediate state 
with voltage gain (AV= VOUT/VIN) = 0 of our T-CMOS STI, the QDGFET and the BP/ReS2 NDR devices 
have unstable intermediate states with positive and negative AV, respectively. Therefore, the VIN-
independent current is important for stable intermediate state formation in ternary logic. 
Figure 3.14 demonstrates the VTC of STI based on fabricated T-CMOS of Fig. 3.6(a). As shown in 
Fig. 3.14(a) and (b), the proposed compact model of Eq. (3.6) and (3.8) well reproduced the 
complementary T-n/pMOS. Compared with the VTC based on the full analytical model with α* (Eq. 
(3.3)), the compact model with constant α (Eq. (3.6)) can reproduce the completely same characteristics 
of T-CMOS STI in Fig. 3.14(c). The identically reproduced IBTBT of fabricated T-nMOS of [iii] and 
T-pMOS at VDS= VDD/2 by controllable ion-implant process enables stable intermediate state at 
the exact VOM= VDD/2. Especially, by eliminating the VG-dependency of the IBTBT completely, the 
stability of intermediate state is ensured with AV = 0. 
The VTR, and VIM of VTC could be derived from T-CMOS compact model of Eq. (3.6) and (3.8), 
which are identical with Eq. (2.6)-(2.7) as: 
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By enhancing SSW (increase b), the VTR can decrease and subsequently logic states are increase. 
 
 
 
 
 
 
 35 
 
 
 
(a)                                             (b) 
 
       (c) 
Figure 3.14. Measured (a) ID-VG and (b) ID-VD characteristics of fabricated T-n/pMOS (Fig. 3.6(a)) and in comparison with 
full analytical model and compact model. (c) Calculated VTCs of T-CMOS STI with full analytical model and compact model
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3.3.2 Static Noise Margin 
The stability of the logic gate is evaluated in the cross-coupled inverter circuit by SNM [34]-[35], 
which can be deﬁned as the diagonal of maximum possible square in butterﬂy curves by mirroring 
VTCs when worst case noise appeared on all of the logic gates [36]. In ternary logic, four noise margins 
(NM) of NMH/NMMH/NMML/NML can be deﬁned at four critical voltages of VIH/VIMH/VIML/VIL where 
the voltage gain of Av = -1. Then, the SNM of the proposed STI is determined by the smaller one 
between NMH (= NML) and NMMH (= NMML) in symmetric T-CMOS. Since the compact model well 
described VTC of STI compared with full analytical model in section 3.3.1, the SNM analysis can be 
done by the compact equation of Eq. (3.6) and (3.8), which can be expressed as 
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where δ is the correction factor, as constant, of 30 mV for NMMH. For NMH = √2(VIH), I found that the 
deviations of the analytical VIH by (3.7) from numerical one including the VDS-dependent term of 
{1−exp(−qVDS/kT)} in Isub is negligibly small (< 10 mV).  
Fig. 3.15 shows the calculated SNM contours in the wide range of a’ and b’ according to the current 
ratio between IMAX and IC at the VDD= 1 V operation. When the current ratio of IMAX/IC increased, the 
 
 
(a)                             (b)                             (c) 
Figure 3.15. The calculated SNM contour in a wide range of a a’ and b’ with IMAX/IC of (a) 10, (b) 100, and (c) 1000 at VDD= 
1 V based on Eq. (11)-(12). 
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SNM also increase as shown in Fig. 3.15(a)-(c) and the extended design window of a’ and b’ can be 
obtained, while SNM decreases below 100mV when the IMAX/IC < 10. Thus, it should be noted that 
VG-exponentially dependent Isub has the merit to make IMAX/IC > 10 for stable STI with larger 
SNM. In addition, the best SNM condition of NMH = NMMH results in the optimal IMAX/IC as function 
of a’ and b’ as given by: 
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Figure 3.16 shows the best SNM contour according to a’ and b’ based on Eq. (3.13), where a’ << b’ 
can be obtained. The smaller a’ and higher b’ make the larger SNM. 
Figure 3.17 demonstrates the VTC of STI at VDD= 2.4 V based on fabricated T-nMOS of [iii] in Fig. 
3.6(a) and symmetrically designed T-pMOS. The T-pMOS is implemented with TCAD device simulator 
with CS of 3.65´1018 cm-3 and CP of 1.55´1019 cm-3. The input range of intermediate sate on VTC is 
much larger high and low states owing to high VT, which results in mismatched NM with small 
NMH/NML of 188 mV and high NMMH/NMML of 2.88 V, but it can be sufficiently enhanced with T-
CMOS design discussed in section 3.1.2 
 
Figure 3.16. The calculated SNM contour in a wide range of a a’ and b’ with optimal IMAX/IC at VDD= 1 V based on Eq. (13). 
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Figure 3.18 shows the simulated VTC of T-CMOS STI based on performance enhanced T-CMOS 
through the design methodology of Fig. 3.9. It is noted that the b’ is dominant factor to determine the 
SNM and VTR of STI under the sufficiently small a’ of 0.77. Only by reducing EOT with 1 nm from 
Fig. 3.17, SNM increased 282mV (94.1% of ideal STI with SSW= 60mV/dec) with reduced VDD = 1V. 
 
Figure 3.17. The VTCs of STI based on fabricated T-nMOS (Fig. 3.6(a)) and symmetrically designed T-pMOS. 
 
 
Figure 3.18. The simulated VTC of STI with gate controllability enhanced T-CMOS of Fig. 3.9. 
 
 39 
 
3.3.3 OFF-Leakage Variation from Random Dopant Fluctuation 
In the conventional CMOS device technology, it has been recognized that the OLV is hard to be 
suppressed, since there are complicated OFF-leakage mechanisms and dominant IOFF by Isub (3.7) is 
exponentially dependent on the inherent VT variation (σVT) [37]. In our design of planar CMOS with 
highly doped Nch for STI operation, however, I have only one clear IOFF mechanism of junction BTBT 
in a wide bias range [Fig. 3.6(a)]. Based on the analytical of IK,BTBT (Eg. (3.3)), DIK,BTBT as OLV is 
determined by lower doping variation (DNch) from random dopant ﬂuctuation (RDF), which is the main 
variability source in planar MOSFETs [38].  
Figure 3.19 shows the analytical calculation results of γEp with γ= 0.573 for graded junction and the 
corresponding JBTBT = IK,BTBT/A from Eq. (3.3) as a function of Neff including DNch effect. To evaluate 
DNch for various Neff, I ﬁrst estimated target dopant (N= Nch×LG×W×TW) and RDF (σN= (Nch×LG×W 
×TW)0.5) at 32 nm T-CMOS structure, where TW is pn tunnel junction width. The ﬂuctuated number of 
dopants as DNch/Nch×100 (%) and the resultant OLV of DJBTBT/JBTBT × 100 (%) have been extracted in 
the inset tables. The universal curves in Fig. 3.19 indicate that even though the number of ﬂuctuated 
dopants increases according to the increase of Neff, DNch/Nch decrease from 12.4% to 3.2% in high γEp 
regime (> 1019 cm-3) and more importantly, OLV is reduced as DJBTBT/JBTBT∼20% while DJBTBT/JBTBT
∼92% by DNch/Nch∼12.4% of RDF in the conventional low Nch =2×1018 cm-3. 
 
 
Figure 3.19. Analytical calculation results of γEp and JBTBT as a function of Neff at VD = 0.5 V. Inset tables: ﬂuctuated number 
of dopants as DNch/Nch ×100 (%) and the resultant OLV of DJBTBT/JBTBT ×100 (%) are summarized. 
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Moreover, physically oriented logarithmic relation of VD0.5∼1/ln(JBTBT) in BTBT mechanism 
makes VOM variation (DVOM) more immune to DJBTBT. Analytical calculation results of DVOM∼50 
mV when OLV of DJBTBT/JBTBT < 100 % (Neff > 1019 cm-3) as shown in Fig. 3.20. It should be noted from 
Fig. 3.20 that this DVOM level of 50 mV from OLV would not be problematic, since it is always below 
 
Figure 3.20. Analytical calculation results of DVOM and the worst NM between NMH and NMMH as a function of Neff. Inset: 
variability example of the calculated VTCs for typical design from σVT =31 mV in each T-n/pMOS. 
 
 
Figure 3.21. VTC of T-CMOS STI considering OLV from process-induced RDF at 32 nm and 22nm technology. 
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the worst NM= min(NMH, NMMH) in the whole feasible Neff range. Here, NMH and NMMH are 
independently determined by the respective worst combination of T-n/pMOS VT ﬂuctuations from RDF 
as {VT,p − σVT,p/2, VT,n + σVT,n/2} for NMH and {VT,p + σVT,p/2, VT,n − σVT,n/2} for NMMH, as shown in 
the inset of Fig. 3.20.  
Figure 3.21 represent VTC of T-CMOS considering OLV from process-induced RDF. Unlike 
identically designed IBTBT between T-nMOS of [iii] and T-pMOS of Fig. 3.6(a), T-nMOS of [iv] has   
1/2 times DIBTBT of 1/2 times and results in VOM = 0.6 V. In addition, stable T-CMOS STI operation is 
possible at scaled 32 nm and 22 nm technology node with DVOM < ± 0.1 V. 
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3.4 Advanced CMOS technology-based STI 
In this section, STI performance investigated with various advanced CMOS structure including 
bulk/SOI double gate (DG) and tri-gate (TG) FinFET. Figure 3.22(a) and (b) show the bulk and SOI 
TG ternary FinFET (T-FinFET), respectively [40]. Since the OFF-state constant IBTBT flows from drain 
to body (Fig. 3.22(c)), it is important to investigate the body effect on the intermediate state in the 
respective bulk and SOI structure. The floating body of SOI allows the generated carriers from BTBT 
at drain side (Fig. 3.22(d)) to being recombined once more at source side (Fig. 3.22(e)). Therefore, 
while bulk FinFET structure with body contact has totally VG-independent IBTBT at the drain junction 
(Fig. 3.22(f)), IBTBT of SOI T-FinFET shows a VG-dependent drain-to-source current component by 
floating body effect. (Fig. 3.22(g)). From this analysis, it can be concluded that the mainstream low-
cost bulk FinFET technology can be more suitably adopted as T-CMOS technology platform for the 
stable STI operation with completely VG-independent IBTBT. 
 
 
 
 
Figure 3.22. (a) 3D structure of bulk and (b) SOI T-FinFET (c) BTBT gerneration and recombination rate in bulk and (d)(e) 
SOI T-FinFET (f) hole current density of bulk and (g) and SOI T-FinFET. 
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For higher b’ (lower SSW), EOT and fin width (Wfin) should be scaled down as shown in Fig. 3.23. 
The device simulation was performed by Synopsys Sentaurus with nonlocal BTBT modeling including 
bandgap narrowing based on design parameters of LG= 32 nm, EOT= 1 nm, Wfin= 10 nm, Hfin= 60 nm, 
 
                              (a)                                      (b) 
Figure 3.23. Device design of a’ and b’ according to physical parameters of (a) EOT and (b) Fin width (Si thickness) at SG, 
DG, and TG CMOS structures.  
 
 
Figure 3.24. The SNM enhancement of bulk/SOI SG T-CMOS and DG/TG T-FinFET structure with the EOT= 1 nm. 
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and uniform channel profile (Nch) = 2´10-19 cm-3. At here a’ (= 4) are relatively overestimated than 
measured T-CMOS (a’ = 0.77). The b’ can be improved from 5.6 to 15.3 by scaling the EOT to 1 nm 
in single-gate (SG) T-CMOS (Fig. 3.23(a)), and TG T-FinFET further increased b’ up to 15.57 at Wfin= 
5 nm (Fig. 3.23(b)). Figure 3.24 shows the SNM enhancement in advanced T-CMOS STI based on Eq. 
(2). In the SOI structures, SG T-CMOS STI and DG/TG T-FinFET STIs have SNMs of 76 %, 84.4 %, 
and 86.7% of ideal SNM (=230 mV with b’= 16.7 (SSW= 60 mV/dec)) owing to relatively high a’ of 
5.5 at VDD= 1 V, whereas the SNMs of bulk T-CMOS STI and T-FinFET STI increased as 85.6 %, 92.5%, 
and 94.4% respectively, owing to completely VG-independent IBTBT and small a’. 
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3.5 Supply Voltage Scaling for Ultra-Low Power Application 
In principle, the driving currents of our STI circuit based on the OFF-state current mechanism (IBTBT 
and Isub), which should be enhanced for higher speed, can be designed for optimization between delay 
and power in the subthreshold OFF-current level. By focusing on the low-power consumption, the 
proposed STI is targeted for LSTP application with a resolved PS (= IK,BTBT × VDD) by designing IK,BTBT 
(VD =VDD)∼50 pA of LSTP requirement in ITRS [27]. In the viewpoint of standby power per bit (PS/bit), 
the proposed STI shows 2/3 times reduced PS than that of binary logic gates, since it has the identical 
number of gates (two) and supply VDD (one) as in the conventional binary CMOS inverter. Meanwhile, 
our STI with a half voltage swing (VDD/2) can have 1/4 times reduced PD for each logic transition under 
a single VDD since PD∼CLVDD2. Thus, for ultimate low-power application, it is important to investigate 
the minimum VDD (VDD,min), which is achievable in our STI. As shown in Fig. 3.25, the loading 
capacitance (CL) can be assumed as 1 fF level in the 32 nm CMOS, which is the reduced value from the 
maximum capacitance (Cmax = Cox) in our STI operation voltage (0~1 V) even though the minimum 
capacitance (Cmin) is increased by the reduction of the depletion width as Nch increases. In case of binary 
CMOS inverter, it is well known that VDD scaling is limited by thermal noise as VDD,min > (2-4)kT/q, 
which means VDD,min > 50-100 mV at T = 300 K, since both transistors operate in subthreshold regime 
with a thermal diffusion during voltage transition [41]. In the proposed STI, however, different current 
mechanisms of junction BTBT leads to distinct VDD,min by 1/Av =-1 at VOUT = VDD/4 from IK,BTBT,n + Isub,n 
 
 
.  
Figure 3.25. Simulation results of Cgg-VG characteristics as Nch increases. 
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= IK,BTBT,p. During the derivation of VDD,min from this condition with Eq. (3.3) and (3.7), it becomes 
VDD,min (β’, ybi) as a function of β’-related SSW and α’-related ybi. Fig. 3.26 shows the calculation 
results of VDD,min in the feasible β’ range, which indicate that VDD,min can be reduced for lower SSW and 
less dependent on ybi. This is reasonable in that the condition of 1/Av= dVIN/dVOUT= -1 is applied at 
VOUT = VDD/4 in the transition region where SSW or β’ effect is dominant as shown in VTR of Fig. 2.5(a). 
The achievable VDD,min of STI is saturated around 100 mV, which is similar with the conventional CMOS 
inverter. As shown in Fig. 26 (inset), however, PS of our STI can be dramatically reduced down to 1/100 
times when considering measurable OFF-current level, since junction BTBT-based IOFF exponentially 
decreases according to VDD reduction, while the subthreshold IOFF in the conventional CMOS is not 
dependent on VDD.  
Figure 3.27(a) shows the calculated VTC of VDD scaled T-CMOS based on Eq. (3.3) and (3.7). 
Theoretically, T-CMOS STI can be scaled down to VDD~ 0.1 V, however SNM also decreased. To obtain 
sufficient SNM for logic stability, the SSW of T-CMOS should be improved as shown in Fig. 3.27(b). 
At VDD= 0.3 V operation, T-CMOS STI with SSW= 70mV/dec has 40 % SNM of ideal SNM (= 
√2xVDD/4). By applying the OFF-state IBTBT on steep slope transistors, continuous power scaling is 
possible with sufficient SNM.  
Figure 3.28 compares the PS of T-CMOS STI with CNTFET [21], and QDGFET [22],[24]. The 
CNTFET and QDGFET-based STI has high PS at intermediate “1”-states rather than high “2” and low 
.  
Figure 3.26. Calculation results of VDD,min as a function of β’ with ybi =0.8, 1, and 1.2 V, respectively. Inset: expected low-
power consumption of PS and PD as VDD scaling down in comparison with the ternary and binary inverter. 
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“0” states, since both have voltage dividing at ON-state constant current. Especially, the experimental 
results of QDGFET increase PS over 100 mW/mm [24], thus additional transistor for static current cut-
off was required to decrease PS down to 100 pW/mm [22]. On the other hand, the PS of T-CMOS STI 
(a)                                       (b) 
Figure 3.27. (a) Calculated VTCs of VDD scaled T-CMOS with SSW= 80 mV/dec and (b) SSW enhancement for VDD scaling 
of T-CMOS with sufficient SNM (30, 40, 50% of ideal STI). 
 
 
Figure 3.28. Comparison results of STI static power consumption with CNTFET [21], QDGFET [22], [24], and T-CMOS at 
VDD= 3.0 and 0.9 V at each logic states (“0”, “1”, and “2”). 
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increased at “0” and “2” states rather than “1”-state owing to electric field-dependent IBTBT. However, 
the remarkably low pA/mm-level IBTBT makes T-CMOS STI suitable for ultra-LSTP applications with 
PS= 7.7 pW/mm (average PS= 6.6 pW/mm) by 1/106 times reduction in comparison with PS ~ 1 mW/mm 
from CNTFET-based STI. Even compared with T-CMOS STI at VDD= 3V, this pW-level PS is 1/104 
times reduced by OFF-state IBTBT and VDD scaling (VDD= 0.9V). 
The quantitative comparison results of the proposed STI with the previous STI works as introduced 
in Section I have been summarized in Table 3.1. In terms of the compactness, our STI has the smallest 
number of components as in binary CMOS inverter with only N = 2 elements under single VDD, which 
can be scaled down to 0.1 V by the proposed principle. Therefore, the lowest power consumption can 
be achieved as PS~ 1 fW and PD~ 5 pW at the scaled VDD= 0.2 V in the proposed STI. 
 
Table 3.1. Comparison of the compactness and low-power consumption capability of the proposed STI 
Group 
Device 
type 
N: # 
Tr. 
# of 
VDD 
VDD 
[V] 
IOFF 
[A] 
PS= NIOFF 
VDD [W] 
a* 
CL 
[fF] 
PD= faCL 
x(VDD/2)2[W] 
This 
work 
CMOS 2 1 
1 5.00´10-11 5.00´10-11 
1 1 
1.25´10-10 
0.5 3.68´10-13 1.84 ´10-13 3.13´10-11 
0.2 5.87´10-15 1.17´10-15 5.00´10-12 
[15] CMOS 3 2 2 2.00´10-5 4.00´10-5 1.5 1 7.50´10-10 
[16] DECMOS 4 2 2 4.51´10-12 9.02´10-12 2 1 1.00´10-9 
[17] CMOS 4 2 8 3.33´10-4 2.67´10-3 2 1 1.60´10-8 
[18] CNTFET 4 1 1.5 7.50´10-6 1.13´10-5 2 
0.01** 5.63´10-12 
1 5.63´10-10 
[19] SET 4 3 8 2.00´10-8 1.60´10-7 2 
0.01** 1.60´10-10 
1 1.60´10-8 
[21] CNTFET 6 1 0.9 9.21´10-7 8.29´10-7 3 
0.01** 3.04´10-12 
1 3.04´10-10 
[22] QDGFET 
3 
1 0.5 
2.56´10-10 1.28´10-10 
1.5 1 4.69´10-11 
2 2.00´10-4 1.00´10-4 
*a is the activity factor, which is assumed to be proportional to N (:# of elements) in each STI circuit for PD with same f= 500 
kHz. 
** CL of CNTFET and SET has been assumed to be 0.01 times lower than that of CMOS owing to their relatively small 
dimension. 
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Chapter 4. T-CMOS Application 
4.1 Multi-Valued Logic Circuits 
The proposed STI can replace the binary circuit applications with revolutionary decreased number of 
device and circuit interconnection. As an example, I investigate ternary logic gates and 3-bit analog-
digital converter circuits. 
4.1.1 Ternary Logic Gate 
The general ternary logic gate of STI, minimum (MIN), and maximum (MAX) have same functions 
of inverter, AND, and OR gates in binary logic. Thus, STI, not MIN (NMIN) and not MAX (NMAX) 
gates are easily implemented from inverter, NAND, and NOR gate by substituting the binary CMOS 
with proposed T-CMOS. Figure 4.1 shows the NMIN and NMAX circuit schematics and symbols. In 
general, intermediate state caused by voltage dividing varies depending on circuit configuration owing 
to voltage drop at floating nodes of VX and VY in Fig. 4.1, thus ternary device design should be changed 
according to all application circuits or required compensating circuits. But, T-CMOS logic gates with 
common-body scheme can transfer stable intermediate state. Figure 4.2 compares the effects of the 
common-body and body-source contact of T-CMOS MIN and MAX. As shown in transient simulation, 
common-body scheme can ignore voltage drop in floating node.  
Table 4.1 and 4.2 summaries the delay and power analysis of high performance (HP) and low power 
(LP) ternary logic gate, respectively. For the HP ternary logic design, the model parameters of a’= 2, 
b’= 14.2, IC=100 nA, and IMAX= 30 mA are used based on HSPICE BSIM4 model (level 54) [42], while 
LSTP ternary logic gate was designed with IC= 1 nA, and IMAX= 1 mA. For the timing analysis, transient 
 
 
 
Figure 4.1. The circuit symbols and schematics of (a) NMIN and (b) NMAX 
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simulation of six-input transition (0→1, 1→2, 2→1, 1→0, 0→2, and 2→0) have been performed with 
rising/falling time (tr/tf) of 1ps. The intrinsic delay (τ0) and linear coefficient (χ) are extracted based on 
50%-50% propagation delay method for the linear delay model according to the load capacitance (CL):  
 
fanout i  re       wheCCC
χCττ
i
iin,OUTL
L0d
å Î+=
+=
             (3.13) 
 
The worst delays are observed in 0→1and 2→1transitions owing to relatively lower IBTBT.  
 
Figure 4.2. Transient simulation results of T-CMOS (a) MIN and (b) MAX gates compared the effect of common-body and 
body-to-source contacts. 
 
Table 4.1. High performance ternary logic gate 
Logic gate 
STI NMIN NMAX 
τ0[ps] χ[ps/fF] τ0[ps] χ[ps/fF] τ0[ps] χ[ps/fF] 
0→1 67.1 2.63 94.2 0.89 100 2.74 
1→2 5.7 0.03 8.7 0.03 17.5 0.10 
2→1 69.5 2.41 105.6 1.86 102 1.03 
1→0 2.7 0.02 9.25 0.05 4.2 0.01 
0→2 9.42 0.14 13.8 0.11 25.5 0.30 
2→0 5.0 0.06 13.9 0.13 6.3 0.05 
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In Table 4.2, the input (Cin) and ouput capacitances (Cout) are extracted from C-V simulation by 
using T-CMOS compact model, which are confirmed by the calculated Cgg = 0.345 fF and drain 
capacitance (Cdd∼Cgg/3) from the EOT of 1 nm. The PS is estimated with average value of three output 
sates (“0”, “1”, and “2”) in ternary logic gate. The PD are calculated with switching activity of 0.1 and 
operating frequency (f) of 10MHz. 
 
 Table 4.2. Low power ternary logic gate 
Logic gate STI NMIN NMAX 
Cin [fF] 0.7 0.7 0.7 
Cout [fF] 0.24 0.36 0.36 
Ps [nW] 7 14 14 
PD [nW] 0.24 0.27 0.27 
PD is calculated with f= 10MHz, and switching activity of 0.1 
 
4.1.2 Novel Analog-To-Digital Converter Circuits 
As an example of revolutionary decreased number of device and circuits, I demonstrate 3-bit analog-
to-digital converter (ADC) circuit is demonstrated based on T-CMOS STI. Binary logic conventionally 
required 2 comparators with 20 transistors for quantizer circuits and additional 2 XOR and 2 OR gates 
for encoder circuit [43] however, this work required only two STIs with four T-n/pMOS as shown in 
Fig. 4.3. The proposed 3-bit ADC circuits has only 9.6% area of binary 3-bit ADC. For the power-delay-
product (PDP) enhanced ADC circuit, additional binary n/pMOS (MN1 and MP1) are introduce in Fig. 
4.4. As shown in Fig. 4.4 (inset), the MN1 suppressed static current untill MOSFET OFF-current level 
 
 
(a)                                                   (b) 
Figure 4.3. (a) T-CMOS based 3-bit ADC circuit and (b) its transient simulation results. 
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(IOFF~1 nA) during the OFF-clock signal. Table 4.3 represents performance analysis of ADC according 
to channel implant conditions. Since the worst t of ADC is determined by IC (IBTBT @VD= VDD) and PS 
is determined by IOFF of MN1, the PDP can be further reduced with high channel dose and abrupt junction. 
By blocking the static current path with clock-synchronous MN1, PDP of ADC has been extremely 
enhanced from 10-12 to 1x10-16 J (Fig. 4.5). 
 
 
Figure 4.4. Transient simulation results of compact 3-bit ADC with static current path of MN1. 
 
 
Figure 4.5. PDP analysis of ADC circuits. MN1 enhance the PDP up to 10-4 at channel dose of 3´1014cm-2. 
 
Table 4.3. Performance analysis of ADC according to channel conditions. 
Dose[cm-2] IC [A] t [s] Istatic [A] PS [W] PDP [J] 
1x1014 9.1´10-11 1´10-2 1´10-9 1´10-9 1´10-11 
2x1014 1.4´10-7 1´10-6 1´10-9 1´10-9 1´10-15 
3x1014 1.3´10-6 1´10-7 1´10-9 1´10-9 1´10-16 
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4.2 Five Memory State Using Double Peak Negative Differential Resistance 
(NDR) Devices and T-CMOS STI 
I propose complement double-peak negative differential resistance (NDR) devices with ultra-high 
peak-to-valley current ratio (PVCR) over 106 by combining tunnel diode with conventional CMOS and 
its compact 5-state latch circuit by introducing T-CMOS STI. At the “high”-state of STI, n-type NDR 
device (tunnel diode with nMOS) has first NDR characteristics with first peak and valley by BTBT and 
trap-assisted tunneling (TAT), whereas p-type NDR device (tunnel diode with pMOS) has second NDR 
characteristics from the suppression of diode current by OFF-state MOSFET. The “intermediate”-state 
of STI permits double-peak NDR device to operate 5-state latch with only 4 transistors, which has 33% 
area reduction compared with that of binary inverter and 57% bit-density reduction compared with 
binary latch. 
4.2.1. Challenges of NDR Devices 
The NDR devices are promising alternative device performing multifunctional operation based on its 
nonmonotonic behavior [44]-[48]. Since the tunnel diode with NDR characteristics has been discovered 
by Esaki [49], there have been in problems for practical applications owing to low PVCR below 10 by 
TAT current through forbidden band-gap and CMOS incompatible process or compound materials [50]-
[52]. For the improvement of PVCR over 100 based on CMOS compatible process, many research 
works have been reported focusing on the MOSFET structures. Enhanced surface generation in SiGe-
based gate diode is exploited for PVCR of 300 around at 3V [53], and the breakdown mechanism of 
gated bipolar device shows PVCR of 103 at 2.5V [54]. Other researches succeed to obtain high PVCR 
at relatively low operation voltage by suppressing transistor’s ON current at the OFF-leakage level with 
another depletion mode MOSFET or inverter circuit [55]-[56]. In terms of multiple NDR characteristics 
for MVL and MVM applications, however, it needs more complicated circuit for three-state logic at 3V 
[57]. In other multiple NDR-based MVL and MVM applications, tri-state latch circuit has been 
demonstrated by using the series connection of resonant interband tunneling diodes (RITDs) with 
double-peak based on InAs/AlSb/GaSb at 1.5 V (PVCR = 17) or Si/SiGe with at 3 V (PVCR = 3.25) 
[58]-[59].  
4.2.2 Complementary Double-Peak NDR Characteristics 
In this chapter, I propose practical NDR device based on pn tunnel junction-embedded conventional 
Si MOSFET structure having outstanding characteristics of multiple peak and ultra-high PVCR over 
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106 at 1 V. Figure 4.6 shows the 2D cross-sectional view and circuit symbol of the proposed n-type 
NDR (nNDR) device based on the simple n-MOSFET structure with a degenerately doped pn tunnel 
junction at the drain side. In our simulation work, complementary p-type NDR (pNDR) device also can 
be implemented based on p-MOSFET with the tunnel diode [60]-[61]. 
Figure 4.7(a)-(c) compare the 2D cross-sectional views of conventional HK/MG planar nMOS, 
double-peak nNDR device, and T-nMOS. The n/p-type NDR devices have been designed with both n+ 
and p+ doping concentration of 1 × 1020 cm−3 and a typical junction contact area of 100 × 100 nm2 (Fig. 
4.7(b)). Compact STI is designed on the conventional binary CMOS inverter with intentionally-high 
Nch of 2 × 1019 cm-3 (Fig. 4.7(c)). Figure 4.7(d)-(f) show the band-to-band generation and recombination 
rate of each device (Fig. 4.7(a)-(c)). In the NDR device, a normal tunnel (Esaki) diode behavior is 
observed at on-state MOSFET (VG=1V), and especially maximum BTBT is generated at the forward 
bias of 0.35 V (Fig. 4.7(e)). On the other hand, T-CMOS takes advantage of reverse-biased junction 
BTBT as dominant OFF current mechanism. Only by increasing Nch from 2×1018 cm-3 to 2×1019 cm-3, 
the maximum BTBT location has been shift from a gate-overlapped LDD region (Fig. 4.7(d)) to a HDD-
to-body junction (Fig. 4.7(f)). The conventional CMOS is calibrated by having the experimental 
ON/OFF current rage of 32 nm HK/MG CMOS characteristics (cf. Fig. 2.6) Device simulation was 
performed using a SentaurusTM 3D TCAD device simulator with our numerical BTBT model, default 
Kane’s BTBT model, and field-enhanced TAT model in order to describe forward-biased BTBT, 
reverse-biased BTBT, and TAT through a forbidden band-gap, respectively [29], [31], [62]-[63]. In 
 
Figure 4.6. Conceptual schematic and symbol of propose NDR device based on tunnel junction-embedded MOSFET 
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addition, Fermi-Dirac statistics and band-gap narrowing model also included to calculated degenerately 
doped Si [64]-[65]. 
Figure 4.8(a) shows a novel 5-state latch circuit configuration with 4 transistors, n/pNDR and T-
CMOS STI. The compact STI facilitates complement double-peak NDR characteristics with single 
 
Figure 4.7. Device structure of (a) conventional HK/MG 32nm nMOS, (b) n-type NDR (nNDR) in tunnel junction-embedded 
nMOS, and (c) intentionally -high channel doped T-nMOS for STI. Band-to-band generation view of (d) conventional nMOS, 
(e) nNDR, and (c) T-nMOS. 
 
 
Figure 4.8. (a) Circuit schematics of proposed 5-state latch composed with T-CMOS STI (T-nMOS and T-pMOS), nNDR and 
p-type (pNDR). Energy band diagrams of (b) nNDR and (c) pNDR devices with the carrier (electron/hole) injection mechanism 
at the “high” (VG= VDD), “intermediate” (VG= VDD/2), and “low” (GND) states of STI. 
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input sweep, and accordingly 5-state latch could be implemented in the same unit cell area of binary 
latch circuit. Figure 4.8(b)-(c) explain the key role of transferred VG for the complementary operation 
of multiple n/pNDR devices by using energy band diagrams. When the tunnel junction-embedded 
MOSFET operates at the ON-state (VG= VDD for nNDR and VG= GND for pNDR), it supplies the 
channel electrons to tunnel diode and then, the first NDR characteristics by the current owing to BTBT, 
TAT, and diffusion as in a tunnel diode can be obtained. In the OFF-state case (VG= GND for nNDR 
and VG= VDD for pNDR), high channel potential barrier of MOSFET inhibits the flow of electrons so 
that the device current can be suppressed at MOSFET OFF-current level. At the “intermediate” (VG= 
VDD/2) state, it should be noted that both n/pNDR still follow the tunnel diode behaviors with ON-
channel n/pMOS having threshold voltage (VT,n/VT,p) below half VDD. 
The multiple NDR characteristics can be controlled by design parameters such as doping 
concentration of tunnel junction and the gate work-function (WF) of the tunnel junction-embedded 
MOSFET as shown in the Fig. 4.9(a) and (b), respectively. Figure 4.9(a) shows that the currents of first 
peak (Ipeak1) and first valley (Ivalley1) by BTBT and TAT increased by ﬁeld enhancement when the doping 
concentration of pn tunnel junction increased from 1×1020 to 5×1020 cm−3 without changing second 
NDR characteristics with currents of second peak (Ipeak2) and second valley (Ivalley2) in this degenerately 
doping range. These simulated doping-dependent Ipeak1 have been compared to experimental data of Si 
tunnel junction based on BTBT mechanism [62]. Figure 4.9(b) indicates that the second PVCR can be 
 
 
Figure 4.9. Simulation results of I–V characteristics with various design parameters: (a) pn doping concentrations of tunnel 
junction and (b) the gate WF of MOSFET in NDR device. The ﬁrst and second NDR can be controlled by using design 
parameters of pn tunnel junction and MOSFET, respectively. 
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determined by the OFF-current of the tunnel junction-embedded MOSFET at VG = 0V, under the 
condition that the ON-current of the MOSFET is larger than Ipeak1 for first NDR in order to allow the 
tunneling in the embedded junction. When the VT of tunnel junction-embedded MOSFET increases by 
changing the gate WF with 150meV, second PVCR increases from 103 to 106 since the MOSFET OFF-
current (Ivalley2) exponentially decrease by exp(−ΔVT= mkBT) where m = 1.1~1.4 at T = 300K. Therefore, 
I can control each ﬁrst and second NDR by using design parameter of pn tunnel junction and its 
embedded MOSFET, respectively. 
4.2.3 Five Memory States of Novel Lath Circuits 
Figures 4.10 (a) and (b) show the VTC of T-CMOS STI compared with that of PTI/NTI and 
consequent multiple-NDR characteristics (INDR-VIN) with ultra-high PVCR over 106 at VDD=1 V based 
on proposed operation principle where the first peak and valley are generated by a typical tunnel diode 
 
 
 
Figure 4.10. Simulation results of (a) VTC of T-CMOS STI comparing with PTI/NTI and (b) corresponding multiple NDR I-
V characteristics with PVCR over 106 at 1V. 
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behavior and the subsequent second peak can be formed by suppressing the Ivalley2 at the MOSFET OFF-
leakage level (~1 pA). The STI can be suppressed Ivalley2 with complementary VG for each multiple 
nNDR (VG=0 V) and pNDR (VG=1 V), whereas PTI or NTI can be applied only for multiple nNDR or 
pNDR, respectively. The “intermediate”-state (VG= 0.5 V) of STI plays a key role for compact latch 
circuit design with 33% area reduction compared with PTI/NTI [(five-state latch with STI and n/pNDR) 
/ (five-state latch with PTI, NTI, and n/pNDR) = 4 / 6], since it can implement first NDR characteristics 
in both n/pNDR devices by supplying the channel electrons to tunnel diode with VT of ± 0.1 V. At here, 
VTRH and VTRL are input voltages where the voltage gain (AV) become smallest. By obtaining the first 
peak voltage (Vpeak1) above VDD/2 with ND and NA of 5 × 1020 cm-3, nine crossing points between n/pNDR 
obtained as shown in Fig. 4.10(b). Among of them, five crossing points (red circle) in PDR region 
become logic or memory states, while other four crossing points in NDR region become boundaries 
between stable states [66]-[67].  
Figure 4.11 shows the transient simulation results of the latch circuit demonstrating ﬁve-state latch 
with only 4 transistors of Fig. 4.8(a). Initial state of VIN with variation of ±100mV are converted to ﬁve-
state, and its ﬁnal stable voltages are determined by crossing points. By obtained the Vpeak1 above VDD=2 
as in Fig. 4.10, the delay for the “2” state can be comparable with other states since the stable operating 
point is crossing around the high peak current not the low valley’s one. Moreover, the ﬁrst PVCR 
 
 
 
Figure 4.11 Transient simulation results of the latch circuit (Fig. 4.8(a)). Initial states of VOUT with variations of ± 100 mV are 
converged to 5- states. The dotted line’s first peaks and PVCR are referenced by experimental data [50, 68]. 
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becomes less important than second PVCR in this operating condition. For the realistic delay estimation, 
Si tunnel diode experimental data have been referenced as the peak current level of 15 µA [68] and ﬁrst 
PVCR of 5 [50] in the dotted line results, and the inset of Fig. 4.11 shows the I-V characteristics used 
for transient simulation. As shown in the simulation results with solid and dashed line, delay can be 
more reduced below 5 ns by increasing the peak currents up to 60 µA. Thus, it can be expected that the 
speed of ﬁve-state MVL/MVM operating can be enhanced further by developing the tunnel junction 
technology with high peak current density. In terms of power consumption, it should be noted that the 
MVL/MVM with N states takes the reduced number of bits with m = logN(2n) in comparison with n-bit 
binary logic for the same amount of data processing (Nm =2n) [9]. Thus, in case of 5-state MVL/MVM, 
the 57% reduced number of bit can be obtained from m = nlog5(2) = 0.43n. 
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Chapter 5. Future Work 
5.1 Advanced T-CMOS Technology 
The CMOS technology is saturated with giga level (~109) due to power scaling limits. To have peta 
(~1014) level connection (number of synapse in human brain), more power scaling of T-CMOS is 
required. A peta level connection is expected to have an arithmetic power consumption of 100 kW. 
Comparing with IBM TrueNorth which consumes 0.1W to synapse connection of 108, it requires 1/1000 
power saving. Since fabricated T-CMOS is based on very large planar CMOS structure and process 
with LG= 1 mm, W= 28 mm, and junction area= 5 mm2, the measured IBTBT (= area × JBTBT) has 300 pA 
at VDD= 0.5 V. Therefore, device scaling based on advanced CMOS technology is essential to 
reduced IBTBT for ultra-LSTP operation. In section 3.4, I briefly mentioned strength of bulk ternary 
FinFET (T-FinFET) structure in terms of SNM based on uniform channel doping. If a low-high channel 
profile is introduced here, ultra-LSTP T-CMOS with IBTBT= 2 pA can be fabricated as shown in Fig. 5.1 
 
 
 
 
 
Figure 5.1. Power scaling of T-CMOS applying 45 nm and 22 nm PDK. 
 
 61 
 
5.2 T-CMOS SRAM 
In section 4.2, I propose a 5-state latch based on double-peak NDR device and STI circuits. Despite 
the CMOS-compatible structure, additional processes are inevitable to obtain double-peak NDR 
characteristics. In the same way as binary 6T-SRAM, ternary SRAM configuration using cross-coupled 
T-CMOS is practically more feasible. However, there is a restriction on the SNM acquisition problems 
in the read operation of the T-CMOS SRAM as in the case of binary 6T-SRAM (Fig. 5.2). In the case 
of CNTFET-based SRAM research [21], the access transistor for read and write is separated to obtain 
SNM at read operation as shown in Fig. 5.3, which imitates existing binary 8T-SRAM circuits. 
Therefore, to implement T-CMOS SRAM, it is necessary to study T-CMOS device/circuit to solve SNM 
problem in read operation is needed. 
 
 
 
Figure 5.2. Read operation of T-CMOS SRAM. Inset: 6T-TCMOS SRAM circuit configuration. 
 
 
Figure 5.3. CNTFET-based ternary memory cell (transistor level implementation) [21]. 
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5.3 Circuit Design for Ternary Arithmetic Logic Unit. 
Using only STI/MIN/MAX gates has limitation to arithmetic logic unit (ALU). In [69], NAOI21, 
NSHIFT, CARRY, OAI21, and AOI22 gates are proposed to design ternary adder and multiplier as 
shown in Fig. 5.4. Since the T-CMOS is fully compatible with CMOS technology, it is employed in 
combination with binary CMOS in the physical-level of design. The ternary logic gates of Fig. 5.4 
operate as follows:   
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CB,A,Y2                    (5.2) 
 
( )
î
í
ì ==
otherwise                      0
0A if                       1
AY3                        (5.3) 
 
( ) ( )[ ]' CBACB,A,Y4 ÙÚ=                              (5.4) 
 
( ) ( ) ( )[ ]' DCBADC,B,A,Y5 ÙÚÙ=                      (5.5) 
 
Even though the adder and multiplier can be designed only by using the general MIN/MAX gates, it is 
necessary to introduce novel ternary logic function with simplified single gate for the better 
performance and energy efficiency in ternary arithmetic design. 
 
(a)              (b)               (c)              (d)              (e)                 (f) 
Figrue 5.4. The symbols of (a) T-n/pMOS and binary n/pMOS and circuit schematics and its symbols of (b) CARRY, (c) 
NAOI21, (d) NSHIFT, (d) OAI21, and (e) AOI22 logic gates. 
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Chapter 6. Conclusion 
In this dissertation, I provide feasible and designable ultra-low power T-CMOS device platform for 
physical synthesis of multi-valued logic and memory applications. Chapter 1 reviewed conventional 
CMOS problem and present MVL as alternative system. Based on the analysis of MVL research trends 
and problems, I proposed a novel ternary device concept capable of VDD scaling based on single-VT and 
OFF-state constant leading ultra-low PS and PD in Chapter 2. By applying a novel ternary device concept 
to CMOS technology, I confirmed the logic change from binary to ternary based on OFF-state current 
mechanism of IBTBT and Isub using mixed-mode device simulation. In Chapter 3, the proposed T-CMOS 
was experimentally demonstrated for the first time and suggested T-CMOS design framework for ultra-
low LSTP operation. By developing the compact model of T-CMOS and verifying the physical model 
parameters with experimental data, compact T-CMOS STI operation has been confirmed and discussed 
in terms of static noise margin (SNM) and OFF-leakage variation (OLV) from random-dopant 
fluctuation. In addition, the studies of advanced CMOS technology-based STI to improve SNM and 
VDD scaling for ultra-low power operation have been conducted. The examples of T-CMOS-based MVL 
and MVM applications were described in Chapter 4, and future work was present on Chapter 5. 
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